

~~TRANSMISSION METHOD AND TRANSMISSION SYSTEM~~

The present invention is directed to a method for the transmission of data in an ATM transmission system as well as to an ATM transmission system, particularly an ATM broadband transmission system

*Description of the Related Art*  
Many new transmission or, ~~respectively~~, switching principles for various types of transmission in communication networks have been developed during the

a course of the rapid development of communications technology in recent years. ~~What~~ *The*

a ~~is referred to as the~~ STM transmission principle (synchronous transfer mode) ~~is a~~ *deals with*

a ~~matter of a synchronous transfer or, respectively, transmission method~~ *in which the* The data of

10 various data channels are ~~thereby~~ serially transmitted within different time slots,

a ~~whereby~~ *and* the individual time slots are combined into frames. A frame synchronization word is transmitted for the synchronization of each and every frame, so that each time slot of a frame allocated to a specific data channel exhibits a fixed time spacing from

15 of bits, for example 8 bits, and appears at constant time intervals. However, highly different bit rates cannot be uniformly governed with the assistance of this STM

a principle, i.e., different communication networks for different bit rate ranges would have to be provided given application of the STM principle, particularly given the currently desired broadband signal transmission. A uniform digital broadband

20 communication network (broadband integrated services digital network, BISDN) cannot be realized with the assistance of the STM principle.

*The* ~~What is referred to as the~~ ATM transmission or, ~~respectively~~, switching principle (asynchronous transfer mode) is significantly more flexible compared ~~thereto~~.

a According to this ATM principle, cells that contain 53 octets ~~or, respectively, bytes~~ *a2* as payload information as a standard are ~~now~~ transmitted instead of the time slots of the

a STM principle. These ATM cells are transmitted with ~~constant~~ *a* transmission rate dependent on the band width of the transmission medium. Dummy cells are used when

a no messages are to be transmitted. ~~What is referred to as a~~ "header", which contains

09600364-071400

a the control or, ~~respectively~~, address information for the corresponding cell, is attached to the information field of every cell, which contains the actual payload information.

INS 23/ 5 direction) from a sender to a receiver. As has already been set forth, each cell thereby comprises a header with address or control information as well as an information field with the actual payload information. According to the defined standard, the information field comprises 48 octets, ~~whereas~~ <sup>and</sup> the header comprises 5 octets, so that each cell is formed by 53 octets or, ~~respectively~~, bytes. Additional (header) octets can be attached to this cell format, <sup>1 which are</sup> these being capable of being employed for the routing of the cell upon transmission of the cell from a sending subscriber to a receiving subscriber.

a In newer ATM broadband transmission systems or, ~~respectively~~, communication networks, the data streams between the individual transmission and reception assemblies are optically transmitted via light waveguides. These ATM broadband communication networks ~~thereby~~ allow an extremely high data throughput that, ~~however~~, cannot -- due to technological limitations -- be processed by the switching elements that are thereby employed and that are usually fashioned in CMOS technology. <sup>INS 25/</sup> The data to be transmitted are therefore supplied in parallel to transmission modules via a plurality of data lines and transmitted by the transmission modules serially multiplex via the light waveguides to reception modules, which in turn divide the serial ATM data stream onto corresponding, parallel data channels at the output side for further processing.

a This principle is shown in Figure 3b. <sup>An</sup> ~~What is referred to as an~~ optical ATM link serving as transmitter receives digital data of a plurality of data channels  $K_0$ - $K_n$ . Further, the sender S is supplied with a clock signal T. Dependent on the clock signal T, the sender S thus respectively reads  $n + 1$  bits in in parallel, and converts these bits into a serial, multiplexed ATM data stream D having a correspondingly higher data transmission rate, <sup>and</sup> whereby this data stream D is optically transmitted to a receiver E. This receiver E parallelizes the received, serial data streams D, and in turn

00000364-071400

outputs it in parallel via data channel lines  $K_0$ - $K_n$  of the output side together with a clock signal T.

It is apparent on the basis of the above description that the demultiplexing of the serial data stream D in the receiver E represents a specific problem. For

5 demultiplexing the data stream D, the receiver E must know which bit of the serial data stream D is to be allocated to which data channel  $K_0$ - $K_n$  of the output side. For this purpose, known solutions provide that additional synchronization information be attached to the actual serial data stream D at the transmission side, these additional synchronization information being interpreted in the receiver E and defining the

10 allocation of the digital information transmitted in the serial data stream D to the individual data channels  $K_0$ - $K_n$  of the output side. Thus, for example, additional synchronization information can be attached with the assistance of an encoding implemented in the sender S, particularly a block encoding. As a result of the block

15 encoding in the sender S, a redundancy is attached to the actual serial data stream D, as a result <sup>of which</sup> ~~whereof~~ the serial data rate of the data stream D rises. On the other hand, a relatively high circuit outlay is required in the receiver E in order to be able to interpret

a the synchronization information attached to the serial data stream D. This ~~all~~ results

a ~~therein that~~ <sup>in</sup>, for example, no inexpensive standard lasers can be utilized for the transmission of the data of the input-side data channels  $K_0$ - $K_n$ .

a 20

An example for the demultiplexing of a serial data stream <sup>is disclosed in</sup> ~~can be taken~~

a

~~from~~ United States Letters Patent 5,579,324, <sup>in which</sup> ~~The~~ arriving bit stream is ~~thereby~~

a

synchronized by a control block, <sup>resulting in a significant</sup> ~~as a result whereof a not inconsiderable~~ outlay in the

a

demultiplexing ~~arises~~ <sup>more</sup> at the reception side.

a 25

Further, <sup>more</sup> Swiss Letters Patent 682 277 discloses methods for the synchronization of a serial ATM bit stream, <sup>which particularly addresses</sup> ~~How~~ the cell boundaries of a serial ATM

a

bit stream can be identified <sup>in this reference</sup> ~~is thereby particularly addressed~~. However, how a

demultiplexing of a serially transmitted data stream is to be efficiently undertaken at

a the reception side is not addressed ~~here~~.

004720-19200960

534 Rec'd PCT/PTC 14 JUL 2000

Substitute Page

a SUMMARY OF THE INVENTION<sup>3a</sup>

^ The present invention is therefore based on the object of creating a transmission method for an ATM transmission system as well as a corresponding ATM transmission system, <sup>in which</sup> whereby a receiver-side demultiplexing of the serially transmitted data stream is possible with relatively simple circuit-oriented outlay. In particular, a correct demultiplexing of the serial data stream should be possible without attaching additional synchronization information and, thus, without attaching redundancy.

9b According to the present invention, this object is achieved by a method having the features of claim 1 as well as by an ATM transmission system having the features of claim 14. The subclaims respectively describe advantageous and preferred exemplary embodiments of the present invention that in turn contribute to an optimally simple data transmission.

09600364-071400

Related

a According to the present invention and in agreement with the ~~Prior~~ Art, the digital data of the parallel data channels present at the transmission side continue to be converted bit-by-bit into a serial ATM data stream, i.e., continue to be multiplexed, whereby the serial data of the ATM data stream are transmitted in the form of the initially described ATM cells. According to the present invention, however, a characteristic bit sequence with whose assistance the beginning of the corresponding ATM cell in the serial data stream can be acquired at the receiver side is transmitted within each cell. This characteristic bit sequence is preferably a matter of a synchronous octet that is already transmitted with every ATM cell, so that the beginning of the corresponding ATM cell can be recognized by monitoring the received data stream for the appearance of this synchronous octet, and, thus, the information of the serial data stream can be correctly parallelized and divided onto corresponding data channels of the output side.

To this end, the digital data of the data channels supplied parallel at the input side are combined bit-by-bit into data units that form the ATM cells to be respectively transmitted. Each ATM cell transmitted with the assistance of the serial data stream thus contains a plurality of data units that respectively comprise an identical plurality of bits of each and every parallel data channel. It is fundamentally conceivable that two or more bits are transmitted with each data unit from each data channel. In practice, however, the parallel data channels adjacent at the input side are sampled bit-by-bit, so that each data unit of each data channel comprises only one bit. The corresponding bit of a data channel is always situated at the same location within each data unit, so that the individual bits can be easily divided onto the parallel, output-side data channels at the reception side after identification of the beginning of a data unit. The employment of respectively four data channels of the input side and output side is especially advantageous since the data of the data channels can be combined into half-bytes in four-bit fashion, <sup>by which</sup> whereby each half-byte forms an above-described data unit of the ATM cell to be transmitted. Each octet of an ATM cell, accordingly, comprises two of these half-bytes. The data of each ATM cell are thus serially transmitted from the transmitter to the receiver in half-byte fashion.

004T20.49E00960

5 demultiplexing of the receiver side. An increase in the data rate of the optically  
a transmitted, serial data stream together with the above-described <sup>associated</sup> disadvantages  
a connected ~~therewith~~ can thus be avoided. The invention thus enables a data  
transmission according to the ATM transmission principle with relatively little circuit  
a outlay and allows the employment of smaller module sizes for the transmitter or,  
a ~~respectively,~~ <sup>more</sup> receiver modules. Further, <sup>more</sup> the transmission is possible with a lower  
dissipated power, and the costs can be reduced as a result of the lower circuit outlay.

### ATM switching system.

The invention is explained in greater detail below with reference to the

a Figure 1 is a schematic illustration of a preferred exemplary embodiment of the inventive ATM broadband transmission system;

20

281

2 DESCRIPTION OF THE PREFERRED EMBODIMENTS

a structure essentially corresponds to the known structure shown in Figure 3. A

a <sup>sender/transmitter</sup> transmission means S receives a plurality of data channels  $K_0$ - $K_3$  as well as a clock

0 ATM cells. This serial data stream D is received by a reception means E and



7  
sender S

a According to Figure 2, the ~~transmission means~~ shown in Figure 1 attaches  
 a additional address ~~or, respectively,~~ control octets that comprise internal routing  
 information for the transmission of the ATM cells between the individual switching  
 modules to this standardized ATM cell structure having 5 header octets and 48  
 5 information field octets. According to Figure 2, these internal address or, respectively,  
 control information comprises an "internal" header with an additional 10 octets as well  
 as an "internal" trailer with one octet that terminates the ATM cell, so that the ATM  
 cells to be transmitted overall from the transmitter S to the receiver E comprise a total  
 a of 64 octets ~~or, respectively,~~ bytes. As has already been explained on the basis of  
 a 10 Figure 3, it is ~~already~~ fundamentally known to attach additional address or control  
 octets with routing information for the transmission to the 53 octets prescribed  
 according to the standard.

Inventively, however, it is now proposed that a characteristic bit sequence  
 that can be unambiguously identified within each ATM cell at the reception side be  
 15 transmitted within the ATM cell. The receiver monitors the serial data stream  
 provided to it for the occurrence of this characteristic bit sequence and, after  
 recognizing this characteristic bit sequence, can identify and determine the start of the  
 corresponding ATM cell within the serially transmitted data stream. This is  
 particularly possible according to the present invention because the bits of the digital  
 20 data channels  $K_0$ - $K_3$  read-in in parallel at the transmission side (see Figure 1) are  
 a combined into data units, <sup>each of which</sup> ~~whereby each data unit~~ comprises an identical plurality of  
 bits from each data channel. The bits of each data channel always have the same  
 position within the individual data units, so that -- after identifying the characteristic bit  
 sequence in the receiver -- the beginning of the first data unit of the corresponding  
 a 25 ATM cell, i.e., the position of the individual data units in the serial optical data stream,  
 can be determined, and the individual bits of the individual data units can be correctly  
 divided onto the individual data channels  $K_0$ - $K_3$  at the output side.

It would be fundamentally possible that the individual, serially transmitted  
 data units of each ATM cell comprise two or more bits from each data channel  $K_0$ - $K_3$ ,  
 a 30 <sup>in which</sup> ~~whereby~~, for example, the bits 0 and 1 are allocated to the data channel  $K_0$ , the bits 2



a

5

15

20

a  
a

25

a

bytes of the corresponding ATM cell successively onto the individual data channels  $K_0$ - $K_3$  of the output side, so that these are output correspondingly parallel.

Due to the fact that a bit sequence that is already contained and transmitted in the ATM cell format shown in Figure 2 is employed as characteristic bit sequence of each ATM cell, no additional data outlay arises for the receive-side synchronization, i.e., allocation of the individual bits of the serial data stream to the corresponding data channels  $K_0$ - $K_3$  of the output side, i.e., no additional synchronization information need be attached to the actual serial data stream D to be transmitted, so that no redundancy occurs.

Advantageously, the first octet of each and every ATM cell can be employed as the above-described, characteristic bit sequence. Given employment of the cell format shown in Figure 2, this octet 0 shown in Figure 2 is required in standardized fashion in the ATM broadband transmission systems shown in Figures 1 and 3 for the interpretation and determination of the corresponding ATM cell in the individual switching modules (transmitter, receiver) and is referred to a synchronous octet. This synchronous octet comprises bits consecutively numbered with 0 through 6 in Figure 2 that have the same value for each ATM cell to be transmitted and are thus fixed. The <sup>most</sup> ~~more~~ significant bit 7 of this synchronous octet, which is referenced T in Figure 2, is a toggle bit that the transmitter sets in alternation from ATM cell to ATM cell. Advantageously, this synchronous octet already transmitted with the ATM cell format shown in Figure 2 is employed as characteristic bit sequence whose occurrence in the serial data stream is monitored by the receiver. As soon as the receiver E shown in Figure 1 has recognized the occurrence of this bit sequence of the synchronous octet in the serial data stream D, it <sup>presumes that this is</sup> ~~surmises~~ the beginning of a new ATM cell that comprises 64 octets overall, including the synchronous octet, so that the receiver E can interpret the individual octets of the corresponding ATM cell transmitted by half-bytes. As shown in Figure 2, of course, the synchronous octet is also transmitted by half-bytes according to the preferred exemplary embodiment, i.e., the four less significant bits 0-3 of the synchronous octet are serially transmitted within

09600364-071400

a first half-byte HB0 and the four more significant bits 4-7 are serially transmitted in a following half-byte HB1.

The relationship of the bits combined in the half-bytes HB0 or, respectively, HB1 and the corresponding data channels is also shown in Figure 2. <sup>The</sup> ~~As~~

~~has already been explained, the~~ individual octets 0-63 of every ATM cell are transmitted from the transmitter to the receiver by half-bytes on the basis of the successive transmission of a first half-byte HB0 and of a second half-byte HB1. Each of these half-bytes HB0, HB1 comprises four bits read in parallel from the data channels  $K_0$ - $K_3$  adjacent at the transmitter S (see Figure 1). A bit position is ~~thereby~~ allocated to a fixed data channel within each half-byte HB0, HB1. According to Figure 2, for example, the bit 0 of each half-byte HB0 or HB1 thus always corresponds to the data channel  $K_0$ , whereas, for example, the bit 2 corresponds to the data channel  $K_2$ . The receiver E can thus simply demultiplex the serial bit sequence supplied to it, since, after recognizing the occurrence of the synchronous octet in the serial data stream, it knows the beginning of the first half-byte of the corresponding ATM cell, so that -- according to the allocation shown in Figure 2 -- it must simply successively distribute respectively one bit onto the data channels  $K_0$ - $K_3$  of the output side so that the parallel data channels adjacent at the input side again appear correctly at the output of the receiver.

The function of the individual component parts of the ATM cell format shown in Figure 2 shall be briefly explained below by way of addition.

As has already been explained, the "internal" header attached to the standardized ("external") ATM cell format having a total of 53 octets comprises a total of 10 octets 0-9. The individual octets of this "internal" header comprise routing information for the transmission of the corresponding ATM cells. Some bits R that are currently not yet used, and are thus reserved, are present within this internal header. The bits referenced SSN (switching state number) serve the purpose of designationally transmitting the corresponding ATM cell to a specific switching element. For example, a specific switching element can thus recognize on the basis of the information of this SSN bit field whether the respective ATM cell is intended for the

corresponding switching element. The bits referenced CF define the currently still  
 5 unused flag (congestion flag). Further, <sup>more</sup> the internal header contains a parity bit P <sup>a</sup> for  
 parity check of the routing information contained in the internal header. AUX  
 references auxiliary bits. The bits MCRA reference the internal routing address of the  
 10 corresponding ATM cell (multicast routing address). The bits HK (housekeeping)  
 serve for the classification of the cell (dummy cell, etc.). The bits ADI (address  
 identifier) serve for defining addresses for a physical multicast mode in the individual  
 switching elements. Delay priorities can be defined for the individual ATM cells with  
 the assistance of the bits CDP (cell delay priority). The octets of the internal header  
 15 referenced SN (sequence number) serve for consecutive numbering of the individual,  
 serially transmitted ATM cells. The bits referenced RMS (redundant module sender)  
 and RMR (redundant module receiver) are special bits for a farther-reaching  
 redundancy classification of the individual ATM cells. This is especially meaningful  
 because all ATM cells are fundamentally transmitted twice for security reasons.

15 The internal trailer that is likewise attached to the standardized cell format  
 (octet 10-62) at the end comprises a checkbit sequence referenced FCS2 (frame check  
 sequence) for the payload information transmitted in the information field.

The structure of the "external" header with the standardized 5 octets 10-14  
 20 is notoriously known, <sup>and will</sup> ~~so that this shall~~ not be discussed further here. In general, this  
 external header contains address information MCI (multicast connection identifier) and  
 25 <sup>more</sup> VCI (virtual channel identifier). Further, the type of payload transmitted in the  
 information field is referenced PTI (payload type identification) and the corresponding  
 ATM cell has a specific cell priority (CLP, cell loss priority) allocated to it. Finally,  
 the external header contains a further check octet (FCS1, frame check sequence) that  
 serves for checking both the external header (octet 10-14) as well as the octets 2-9 of  
 the internal header.

004720-49200960

~~List of Reference Characters~~

~~S~~ transmission means

~~E~~ reception means

D serial data stream

~~5~~ ~~K<sub>0</sub>-K<sub>3</sub>~~ parallel data channels

~~T~~ clock signal

~~Z~~ ATM cell

004T20"49E00960